

JCS42 U.S. PTO  
02/02/99

Attorney Docket No. SEL 123

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

PATENT APPLICATION TRANSMITTAL LETTER

Transmitted herewith for filing is the patent application of:

1. Inventor(s): Akiharu MIYANAGA and Nobuo KUBO

Title: Semiconductor Device And Process For  
Producing The Same

Name of applicant(s) and current correspondence address of  
applicant(s)

Name: Akiharu MIYANAGA  
Citizenship: Japanese  
Residence: Kanagawa, Japan  
Mailing Address: c/o Semiconductor Energy Laboratories,  
Co., Ltd., 398, Hase, Atsugi-shi,  
Kanagawa-ken 243-0036 Japan

Name: Nobuo KUBO  
Citizenship: Japanese  
Residence: Kanagawa, Japan  
Mailing Address: c/o Semiconductor Energy Laboratories,  
Co., Ltd., 398, Hase, Atsugi-shi,  
Kanagawa-ken 243-0036 Japan

Enclosed are:

<u>X</u>	<u>7</u>	Sheets of Drawings
	<u>X</u>	Formal
		Informal
		Assignment of invention to _____
<u>X</u>	<u>18</u>	Pages of Specification
<u>X</u>	<u>5</u>	Pages of Claims
<u>X</u>		Abstract of The Disclosure
		Statement of Small Entity
		Declaration and Power of Attorney
		Information Disclosure Statement
<u>X</u>		Appointment of Associate Attorneys

JCS51 U.S. PTO  
09/24/95  
02/02/99

09244695-020299

Applicants claim priority under 35 USC §119 to the following foreign applications:

Serial no. 10-048673 filed February 12, 1998 in Japan.

  X   A certified copy of these priority documents are enclosed herewith.

Claims as Filed

	Number Filed		Number Extra	Rate	Fee
Total	26	-20	6	(small entity) x 9 (others) x 18	\$108.00
Independent	3	-3	0	(small entity) x 39 (others) x 78	\$0.00
Multiple Dependent	0	0	0	(small entity) x 130 (others) x 260	\$0.00
Basic Fee				(small entity) x 380 (others) x 760	\$760.00
Assignment					\$0.00
Total Fee					\$868.00


           Please charge my Deposit Account No. 03-3135 in the amount of \$           . A duplicate copy of this sheet is enclosed.

  X   The Commissioner is hereby authorized to charge any additional fees (except the issue fee) which may be required at any time during the prosecution of this application without specific authorization, or credit any overpayment to Deposit Account No. 03-3135. A duplicate copy of this sheet is enclosed.

X

A check in the amount of \$ 868.00 is enclosed to cover the filing fee and the recordation of the Assignment, if any, transmitted herewith.

Date: February 2, 1999



Mark J. Murphy  
Registration No.: 34,225  
COOK, MCFARRON & MANZO, LTD.  
200 West Adams St.  
Suite 2850  
Chicago, Illinois 60606  
(312) 236-8500

"Express Mail" Mailing Label No. EL274300762

Date of Deposit February 2, 1999

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Name Cristine M. Noll  
(typed or printed)

Signature Cristine m. noll

# SEMICONDUCTOR DEVICE AND PROCESS FOR PRODUCING THE SAME

## FIELD OF THE INVENTION

The present invention relates to a semiconductor device formed by using a single crystal silicon substrate, and particularly relates to a constitution of an insulated gate field effect transistor (called as MOSFET or IGFET). The invention is a technique exhibiting its effect particularly in producing a fine device having a channel length of  $0.3\text{ }\mu\text{m}$  or less (typically from  $0.05$  to  $0.2\text{ }\mu\text{m}$ ).

The invention can be applied to various semiconductor circuits, such as IC, VLSI and ULSI, constituted by integrating MOSFETs.

## BACKGROUND OF THE INVENTION

A MOSFET conducts on-off control of an electron flow or a hole flow between a source and a drain by changing the potential at a semiconductor (silicon) interface directly under a gate by a gate voltage.

However, when the channel length of the transistor is shortened, the space charge regions (also called as depletion layers) in the vicinity of the source and the drain become into contact with each other. At this time, the voltage of the semiconductor interface near the gate can be controlled by the gate voltage, but even when the gate voltage is lowered, the voltage at the part of large depth from the gate stays high due to the influence of the drain voltage.

That is, when the gate voltage is made  $0\text{ V}$  to turn off the transistor, current flows through a part having a high potential (a part to which the space charge region spreads) in the semiconductor substrate. This is called as a short channel effect, which appears as phenomena, such as increase in  $S$  value (subthreshold coefficient) and decrease in threshold voltage.

As an example of a phenomenon largely contributed by the short channel effect, punch

"Express Mail" Mailing Label No. EL274300762

Date of Deposit February 2, 1999

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Name Cristine M. Noll  
(typed or printed)

Signature Cristine M. Noll

through may occur, in which current is kept flowing. The advantage of the miniaturization of a MOSFET resides in that it can be operated at a low voltage at a high speed. In order to succeed in realizing such miniaturization, suppress of the short channel effect and lowering of the resistance when the transistor is turned on become the important factors.

5 As an example of a method for miniaturizing a MOSFET with suppressing the short channel effect, the scaling method developed by Dennard on 1974 has been known. It is understood from this method that the following measures are effective to shorten the gate length with suppressing the short channel effect. (1) The gate insulating film is made thin. (2) The source/drain junction depth is made small. (3) The width of the space charge region  
10 (depletion layer) is suppressed.

With respect to the item (1), the lower limit is 3 nm at the present circumstances. With respect to the item (2), improvement of an ion doping apparatus and the use of laser doping have been investigated, but there have still been various problems in a deep submicron size or less.

15 As the method for the item (3), it is firstly considered to increase the concentration of the channel forming region, i.e., channel doping. However, in order to produce a MOSFET with a fine dimension such as a wiring design rule of  $0.18\text{ }\mu\text{m}$ , about  $1 \times 10^{18}\text{ atoms/cm}^3$  of an impurity should be added, which becomes a factor of largely decreasing the on current.

The structure shown in Figure 2 has been known to avoid such a phenomenon. In  
20 Figure 2, numeral 201 denotes a source region, 202 denotes a drain region, 203 denotes an LDD region, and 204 denotes a gate electrode. An impurity region (punch through stopper) 205 having an opposite conductive type to the source/drain is formed under the gate electrode at a large depth. In this structure, the broadening of depletion layer from the drain side is suppressed by the punch through stopper 205 to prevent the short channel effect.

25 The formation of the punch through stopper 205 shown in Figure 2 is conducted by adding an impurity ion to the silicon substrate. At this time, the impurity ion to be added is added from the upper side of the silicon substrate, but there are some problems.

It is the first problem in that when the impurity ion is added from the upper side of the

silicon substrate, the crystallinity of the region at which the channel is formed, i.e., the crystallinity of the vicinity of the surface of the silicon substrate, is broken by the collision ions.

An improvement is recently conducted in that since the depth of the formation of the punch through stopper is small, the impurity ion is added at a small depth by lowering the acceleration voltage for addition of the ion or by adding a compound having a large mass number.

However, both the methods change toward the conditions that are liable to give damages on the silicon substrate, and it is expected that the disorder of the crystallinity in the vicinity of the surface of the silicon substrate becomes a severe problem with the miniaturization of the device. Such disorder of the crystallinity is not always completely recovered by an annealing treatment.

It is the second problem in that the impurity ion remains in the part where the channel is formed through the process of injecting the impurity ion into the silicon substrate.

The impurity ion added has a concentration distribution in the depth direction depending on the addition conditions. Therefore, when the addition conditions are set in such a manner that the peak value of the impurity concentration is arranged at the position at which the punch through stopper is formed, the tail part of the concentration profile is broadened toward the vicinity of the surface of the silicon substrate.

When the impurity ion is added from the right above of the silicon substrate, the tail part of the profile unavoidably remains at the vicinity of the surface of the silicon substrate. The impurity thus remains in the part where the channel is formed even at a lower value than the peak value.

The disorder of crystallinity and the presence of the impurity described above disturb the migration of the carrier, which results in various problems, such as lowering of the on current (the drain current when the FET is in an on state) and lowering of the mobility (field effect mobility).

As described in the foregoing, although the structure having the punch through stopper

exhibits an effect on suppress of the short channel effect, it is expected that the problems of lowering of the on current and the mobility again arise with the proceeding of miniaturization.

### SUMMARY OF THE INVENTION

5        The invention has been developed in view of the problems described above. An object of the invention is to provide a MOSFET that can effectively suppress the short channel effect without deterioration of the mobility of the carrier.

10        The invention is a technique using a technique utilizing anisotropy of ion addition to a silicon substrate (channeling), and its characteristic feature resides in that an impurity ion is added from the angle that is the most difficult to give damage to the silicon substrate.

15        The angle is the direction perpendicular to the {110} face, i.e., the <110> axis. Silicon has the smallest atom density on the {110} face, and by adding an impurity ion from the <110> axis, the impurity ion can be added to the deeper position with smaller damage.

20        The characteristic feature of the invention resides in that the short channel effect is suppressed by using a technique utilizing the principal of channeling. Accordingly, the formation process of the punch through stopper is conducted by utilizing the principal of channeling, the short channel effect is suppressed, and at the same time, the damage in the vicinity of the surface of the silicon substrate (a range from the surface of the silicon substrate to the depth of 10 nm) and the impurity ion concentration in the vicinity are lowered.

25        Because the punch through stopper suppressing the short channel effect and the inverted layer (channel region) to be a migration path of the carrier are substantially separated from each other, the concentration of the impurity present in the channel is reduced, and the resistance on the on state becomes small, which results in improved mobility.

30        Since the impurity ion is added from the <110> direction, the impurity ion is basically added to the silicon substrate from a slanting direction. Therefore, even when a gate electrode is formed on the channel forming region, it is easy to form the punch through

stopper under the gate electrode. The gate electrode rather protects the vicinity of the surface of the silicon substrate, and the effect of the invention can be conspicuously obtained.

As the impurity added as the punch through stopper, an impurity having a conductive type inverse to the source/drain region. Therefore, in the case of an N-channel type FET, elements selected from the group 13 (typically boron, gallium and indium), and in the case of a P-channel FET, elements selected from the group 15 (typically phosphorous, arsenic and antimony) may be used.

The method for adding the impurity ion may be any one of the ion implantation method, the plasma doping method and the laser doping method. The ion species to be added may be a simple element or may be added as a compound.

### BRIEF DESCRIPTION OF THE DRAWINGS

Figures 1A, 1B and 1C are figures for explaining the structure of the MOSFET according to EXAMPLE 1.

Figure 2 is a figure for explaining the structure of the conventional MOSFET

Figure 3 is a figure showing the addition process of an impurity ion of EXAMPLE 1.

Figures 4A, 4B and 4C are figures showing the production process of the MOSFET according to EXAMPLE 2.

Figures 5A, 5B and 5C are figures showing the production process of the MOSFET according to EXAMPLE 2.

Figures 6A, 6B and 6C are figures showing the production process of the MOSFET according to EXAMPLE 2.

Figure 7 is a figure showing the addition process of an impurity ion of EXAMPLE 3.

Figure 8 is a figure showing the addition process of an impurity ion of EXAMPLE 4.

Figure 9 is a figure showing an example of an electronic apparatus of EXAMPLE 5.

### DETAILED DESCRIPTION OF THE EMBODIMENTS



Embodiments of the invention are described below with reference to the specific examples below.

#### EXAMPLE 1

A part of the constitution of a MOSFET according to the invention is shown in Figures 1A, 1B and 1C (source/drain electrodes are omitted from the figure). Figure 1A is a plan view, Figure 1B is a cross sectional view taken on the line A-A' in Figure 1A, and Figure 1C is a cross sectional view taken on the line B-B' in Figure 1A.

In Figures 1A, 1B and 1C, numeral 101 denotes a source region, 102 denotes a drain region, 103 denotes a field oxidized film, and 104 denotes a gate electrode. While only the source region 101 and the drain region 102 are described herein, they include high resistance regions, such as an LDD region and an offset region.

An impurity region 105 formed embedded under the gate electrode 104 is the punch through stopper, and a semiconductor region 106 positioned above the same is the channel forming region. The channel forming region used herein designates a region, in which the inverted layer (channel) can be formed. That is, the range of a depth from the surface of the silicon substrate of 10 nm or less is called as the channel forming region.

It is preferred that the punch through stopper 105 is not in contact with the source region 101 and the drain region 102. By taking such a configuration, the electric field concentration at the junction part, at which the punch through stopper and the source/drain region are in contact with each other, can be prevented, and the reliability of the MOSFET can be improved, as shown in Figure 1C.

In Figure 1B, numeral 100 denotes a single crystal silicon substrate, which may be P type or N type. Because the short channel effect is suppressed by the punch through stopper 105 in the invention, when the silicon substrate is used as the channel forming region, the substrate concentration can be suppressed as low as  $1 \times 10^{17}$  atoms/cm<sup>3</sup> or less (typically from  $1 \times 10^{16}$  to  $5 \times 10^{17}$  atoms/cm<sup>3</sup>).

Since the production of a silicon wafer having a substrate concentration of  $1 \times 10^{16}$  atoms/cm<sup>3</sup> or less requires a concentration controlling technique of high precision, it is not preferred in cost. In the invention, it is enough that the substrate concentration is lowered to about  $1 \times 10^{16}$  atoms/cm<sup>3</sup>.

5 When an impurity is present in the channel forming region, the mobility is lowered due to impurity scattering of the carrier, and it does not become a factor of the impurity scattering when the impurity concentration is  $1 \times 10^{17}$  atoms/cm<sup>3</sup> or less. Therefore, in the invention, the addition process of the impurity ion is conducted under the conditions in that the substrate concentration becomes  $1 \times 10^{17}$  atoms/cm<sup>3</sup> or less.

10 While the structure where the single crystal silicon substrate 100 is utilized as the channel forming region by itself is exemplified in Figure 1, a MOSFET utilizing the invention may be formed on an N type or P type well. In this case, the well concentration may be  $1 \times 10^{17}$  atoms/cm<sup>3</sup> or less (typically from  $1 \times 10^{16}$  to  $1 \times 10^{17}$  atoms/cm<sup>3</sup>). The punch through stopper is of course formed from an impurity having the same conductive type as the well.

15 The suitable impurity concentration for forming the punch through stopper 105 varies depending on the substrate concentration (or the well concentration), and is typically adjusted to a concentration of from  $1 \times 10^{18}$  to  $1 \times 10^{19}$  atoms/cm<sup>3</sup> (preferably from  $1 \times 10^{18}$  to  $3 \times 10^{18}$  atoms/cm<sup>3</sup>).

20 When it is less than the concentration of  $1 \times 10^{18}$  atoms/cm<sup>3</sup>, the effect as the punch through stopper is too weak, and when it is more than  $1 \times 10^{19}$  atoms/cm<sup>3</sup>, the device cannot function as a MOSFET. In order to normally operate the device, it is preferably  $3 \times 10^{18}$  atoms/cm<sup>3</sup> or less taking a margin into consideration.

25 The formation depth of the punch through stopper is preferably the similar level as or slightly deeper than the junction depth of the source/drain region. Specifically, taking the junction depth of the source/drain region with the channel length of from 0.05 to 0.35  $\mu$ m into consideration, it is considered that the punch through stopper is preferably formed at a depth of from 20 to 150 nm (preferably from 30 to 80 nm) from the surface of the silicon substrate.

On the other hand, when the junction depth of the source/drain region is 100 nm or less, the concentration difference between the punch through stopper and the channel forming region formed thereon becomes extremely small by the conventional formation process of the punch through stopper, as described above. Thus, an extremely large amount of an impurity  
5 is conventionally present in the channel to be a migration path of the carrier, which results in the impurity scattering of the carrier and the lowering of the on current and the mobility.

In the invention, however, the impurity ion is added from the  $\langle 110 \rangle$  direction of the silicon substrate to form the punch through stopper, the ion scattering on the addition of the  
10 impurity ion less occurs. That is, the damage on the surface of the silicon substrate on the formation of the punch through stopper, and the diffusion of the impurity ion in the surroundings of the punch through stopper can be minimized.

The process of the addition of the impurity ion is described with reference to Figure 3. Figure 3 is a perspective view of the device forming region surrounded by a field oxidized  
15 film (not shown in the figure). In this example, the case where the gate electrode is formed, and then the punch through stopper is formed.

In Figure 3, numeral 300 denotes a single crystal silicon substrate of  $\{100\}$  orientation and 301 denotes a gate electrode. It may be, of course, a structure where a well region is provided on the silicon substrate 300, and the gate electrode 301 is formed thereon. The  
20 dotted lines 302 and 303 denote regions to become a source/drain region (including an LDD region) later.

Under these circumstances, an impurity ion is added from the direction corresponding to the  $\langle 110 \rangle$  axis with respect to the silicon substrate 300. As shown in Figure 3, it is preferred that the gate insulating film is removed by using the bottom of the gate electrode  
25 as a mask, to expose the surface of the silicon substrate. When the gate insulating film is present on the surface of the silicon substrate to which the impurity is added, the impurity is scattered at the gate insulating film, and the principal of channeling cannot be effectively utilized.

In the case where the film thickness of the gate insulating film is as thin as 10 nm or less, the addition of the impurity can be conducted with channeling through the gate insulating film by optimizing the addition conditions, for example, using a high acceleration voltage.

5 It is preferred to design the device in such a manner that the addition direction of the impurity ion is perpendicular to the longitudinal direction of the gate electrode 301. Accordingly, the design of the device is conducted in such a manner that with respect to the silicon substrate of {100} orientation, the direction of the <100> axis within the {100} plane agrees to the direction connecting the source and the drain (the longitudinal direction of the  
10 channel). Thus, the impurity ion is added from the direction perpendicular to the longitudinal direction of the gate electrode, and the impurity ion is uniformly added to the part under the gate electrode.

In the case where the silicon substrate used is one exhibiting an orientation plane other than the {100} orientation, for example the {111} orientation, the addition of the impurity ion  
15 from the direction of the <100> axis is not always suitable. The important is the concept of the present invention in that the impurity ion is added from the direction perpendicular to the plane of the silicon substrate, at which the atomic density is the smallest.

As shown in Figure 3, the impurity ion is preferably added in a symmetric form with respect to the gate electrode. Accordingly, in the part under the gate electrode 301, the  
20 concentration profiles of the impurity ions added from the both sides of the gate electrode 301 overlap each other, to locally form a part having a high concentration. In this example, such a part is utilized as the substantial punch through stopper.

While the impurity ion is added from the two directions along with the <110> axis in Figure 3, a constitution can be employed in that the impurity ion is also added from another  
25 directions, as far as the directions are along with the <110> axis.

By the addition of the impurity ion, the first impurity region 304 and the second impurity region 305 are formed. While the impurity concentration actually has a profile continuously changing, it is schematically shown by roughly dividing into the first and second

regions for simplifying the description.

The first impurity region 304 is a region formed by overlapping the concentration profiles of the impurity ion symmetrically added from the both sides of the gate electrode, which substantially functions as the punch through stopper.

5        The second impurity region 305 is an impurity region formed by the impurity scattering on the addition of the ion and the leap, and the key point of the invention is to suppress this region as small as possible. Most of the region is inverted by the impurity ion having the inverse conductive type on the formation of the source/drain region 302 and 303.

10        In the vicinity of the first impurity region 304 that does not become the source/drain region, the concentration of the impurity ion added is small since it is behind the gate electrode 301, and there is the impurity in a concentration substantially equal to the substrate concentration (or the well concentration).

15        Particularly, in the range denoted by 306 within the depth of 10 nm or less from the surface of the silicon substrate, because it is completely behind the gate electrode 301, it is hard to suffer damages of collision ions on the addition of the ion, and the concentration of the impurity ion added is 1/5 or less (typically 1/10 or less, preferably 1/100 or less) of that of the first impurity region 304.

20        Because the punch through stopper is formed in the manner described above in the invention, the region where the carrier dominantly migrates (channel forming region 106) and the region suppressing the depletion layer (punch through stopper 105) can substantially be separated, as shown in Figures 1B and 1C.

25        Specifically, when the impurity concentration in the punch through stopper is from  $1 \times 10^{18}$  to  $3 \times 10^{18}$  atoms/cm<sup>3</sup>, the impurity concentration in the channel forming region can be  $1 \times 10^{17}$  atoms/cm<sup>3</sup> or less (typically from  $1 \times 10^{16}$  to  $5 \times 10^{16}$  atoms/cm<sup>3</sup>). Accordingly, the concentration of the impurity contained in the channel forming region (which has the same conductive type as the impurity contained in the punch through stopper) is lowered to the range of from 1/100 to 1/10 of the concentration of the impurity contained in the punch through stopper.

In the conventional technique, on the other hand, the impurity concentration in the channel forming region is the same level as or about  $\frac{1}{2}$  of that of the punch through stopper (from  $5 \times 10^{17}$  to  $1 \times 10^{18}$  atoms/cm<sup>3</sup>).

In the practical application in some cases, an impurity ion for controlling the threshold voltage is added to the channel forming region, the concentration of the impurity finally contained in the channel forming region in the present invention is certainly lower than that in the conventional technique. It has been found as a result of simulation that the concentration of the impurity for forming the punch through stopper in the channel forming region in the present invention is smaller than that in the conventional technique by about one order.

In the invention, the impurity concentration in the channel forming region can be lowered to the similar level as the substrate concentration (or the well concentration). Since damages on the addition of the ion do not remain in the channel forming region, the mobility of the MOSFET is not lowered and high speed operation can be conducted.

As described above, it is the important constitution of the invention in that the impurity ion is added from the  $\langle 110 \rangle$  direction with respect to the silicon substrate. As a result of the simulation conducted by the inventors, when the deviation (fluctuation) from the  $\langle 110 \rangle$  axis is  $3^\circ$  or less (preferably  $2^\circ$  or less), the similar effect as in the case where the addition is conducted from the  $\langle 110 \rangle$  axis can be obtained.

For example, taking a single crystal silicon substrate exhibiting the  $\{100\}$  plane as an example, by inclining the  $\langle 100 \rangle$  axis present within the substrate plane at  $45^\circ$ , it agrees to the  $\langle 110 \rangle$  axis. Therefore, when this inclination falls within the range of  $45 \pm 3^\circ$  (preferably  $45 \pm 2^\circ$ ), the similar effect as in the case where the addition is conducted from the  $\langle 110 \rangle$  axis can be obtained.

In the conventional technique for forming the punch through stopper, the impurity ion has been added at the direction inclined by  $7^\circ$  from the direction perpendicular to the substrate plane. That is, the impurity ion has been added near the right angle with respect to the substrate. Therefore, there has been no concept of forming the punch through stopper by

utilizing the channeling as in the invention.

In the MOSFET of the invention, since the device size can be miniaturized with suppressing the short channel effect, high operation performance can be realized with maintaining high reliability. Furthermore, since any unnecessary impurity is not added to the region, through which the carrier migrates, a MOSFET having high mobility can be realized.

## EXAMPLE 2

An example where a CMOS circuit is constituted by using the MOSFET according to the invention having the structure shown in Example 1 is described with reference to Figures 4A, 4B, 4C, 5A, 5B, 5C, 6A, 6B and 6C.

A P type single crystal silicon substrate of {100} orientation is prepared, and a P type well 402 and an N type well 403 are formed by injecting an impurity ion. This structure is the so-called twin tab structure, which is formed with the well concentration of from  $1 \times 10^{16}$  to  $5 \times 10^{17}$  atoms/cm<sup>3</sup>, as shown in Example 1.

Selective oxidation is conducted, for example, by the known LOCOS method, to form a field oxidized film 404, and then an oxidized film (to be a gate insulating film) 405 having a thickness of 30 nm is formed on the surface of the silicon substrate by heat oxidation process. (Figure 4A)

Gate electrodes 406 and 407 are then formed. In this example, a silicon film having conductivity is used as a material constituting the gate electrode, and a conductive film of tantalum, chromium, tungsten and molybdenum may also be used for the gate electrode. In this example, the width of the gate electrode is  $0.18 \mu\text{m}$ .

After forming the gate electrodes, the region to be a P type channel MOSFET (right side of the figure) is covered with a resist mask 408, and under the circumstances, boron is added to the silicon substrate 401 from the direction of the <110> axis. (Figure 4B)

Actually, the arrangement and design of the device is conducted in such a manner that the direction parallel to the paper plane becomes the <100> axis, and the addition is

conducted from the diagonal direction of  $45^\circ$ , so as to realize the addition of the impurity from the  $\langle 110 \rangle$  axis. In the invention, sufficient effects can be obtained the angle falls within the range of  $45 \pm 3^\circ$  (preferably  $45 \pm 2^\circ$ ).

In this example, a punch through stopper 409 having a peak concentration of  $1 \times 10^{18}$  atoms/cm<sup>3</sup> is formed by the ion implantation method. The injection gas is BF<sub>2</sub>, the accelerated voltage is 10 keV, and the dose amount is  $1 \times 10^{13}$  atoms/cm<sup>2</sup>.

In Figure 4B, only the part that functions substantially as the punch through stopper is shown, but the indication of weak impurity regions formed surrounding the punch through stopper is omitted.

Arsenic is then added to the silicon substrate from the substantially perpendicular direction. The addition conditions are adjusted, so that the concentration of arsenic falls within the range of from  $5 \times 10^{18}$  to  $1 \times 10^{19}$  atoms/cm<sup>3</sup>. In order to form a shallow junction of from 20 to 40 nm in this example, any one of the ion implantation method, the plasma doping method and the laser doping method is employed.

A part of impurity regions 410 and 411 (the edge part in contact with the channel forming region) will function as an LDD (lightly doped drain) region of the N channel type MOSFET. (Figure 4C)

The region to be the N channel type MOSFET is covered with a resist mask 412. After forming the resist mask 412, phosphorous is added to the silicon substrate from the direction of the  $\langle 110 \rangle$  axis, to form the punch through stopper 413.

In this example, the peak concentration is adjusted to  $1 \times 10^{18}$  atoms/cm<sup>3</sup> by the ion implantation method. The injection gas is PH<sub>3</sub>, the accelerated voltage is 10 keV, and the dose amount is  $1 \times 10^{13}$  atoms/cm<sup>2</sup>. (Figure 5A)

Boron is added to the silicon substrate from the perpendicular direction, to form impurity regions 414 and 415 that will function as an LDD region of the P channel type MOSFET. In this case, it is also preferred to form a shallow junction. (Figure 5B)

After obtaining the state shown in Figure 5B, a silicon oxide film (not shown in the figure) is accumulated to conduct etch back, so as to form side walls 416 and 417. (Figure



5C)

The region to be the P channel type MOSFET is again covered with a resist mask 418, and arsenic is added in a concentration of  $1 \times 10^{20}$  atoms/cm<sup>3</sup>. A source region 419 and a drain region 420 are thus formed, and an LDD region 421 is formed under the side wall 416.

5 (Figure 6A)

In the case where the source/drain region is formed, it is preferred to form a shallow junction by using any one of the ion implantation method, the plasma doping method and the laser doping method.

The region to be the N channel type MOSFET is similarly covered with a resist mask 422, and boron is added in a concentration of  $1 \times 10^{20}$  atoms/cm<sup>3</sup>. A drain region 423 and a source region 424 are thus formed, and an LDD region 425 is formed under the side wall 417. (Figure 6B)

After obtaining the state shown in Figure 6B, an annealing treatment is conducted by heat or laser, to activate the impurities added. At this time, it is necessary to set the conditions that make the scattering of the impurities as small as possible.

After completing the activation of the source/drain region, a titanium film is formed followed by annealing treatment, so as to form a titanium silicide layer 426 on the surface of the source/drain region and the gate electrode. A metallic silicide using other metallic films may be formed. After forming the silicide layer, the titanium film is removed.

20 An interlayer insulating film 427 is formed, and source electrodes 428 and 429 and a drain electrode 430 are formed by making contact holes. It is effective to conduct hydrogenation after forming the electrodes.

After conducting the process described above, a CMOS circuit shown in Figure 6C is obtained. While in the CMOS circuit, the punch through stoppers are provided for the N channel type MOSFET and the P channel type MOSFET, a constitution where the punch through stopper is provided for only one of them is possible.

### EXAMPLE 3

162020"5594360  
An example, where a punch through stopper is formed before the formation of a gate electrode, is described with reference to Figure 7.

In Figure 7, numeral 700 denotes a silicon substrate, 701 denotes a region, at which a source region will be formed, (indicated as source region in the figure), and 702 denotes a region, at which a drain region will be formed, (indicated as drain region in the figure). Therefore, the actual situation is that a field oxidized film (not shown in the figure) is formed on the silicon substrate.

Under the circumstances, an impurity ion is added to the silicon substrate 700 from the direction of the <110> axis by the ion implantation method. In this example, the injection gas is  $\text{BF}_2$ , the accelerated voltage is 10 keV, and the dose amount is  $3 \times 10^{13}$  atoms/cm<sup>2</sup>.

In a punch through stopper 703 thus formed, the peak value of the impurity concentration is adjusted to  $1 \times 10^{18}$  atoms/cm<sup>3</sup>, and the concentration peak is present in the form of a belt in the silicon substrate 700 with a depth of from 30 to 100 nm from the surface and a width of from 10 to 20 nm.

A channel forming region 704 positioned in the vicinity of the surface of the silicon substrate suffers less damage of ion collision by the principal of channeling, and the impurity ion concentration remaining after the addition of the impurity is as low as the level similar to the substrate concentration (or the well concentration).

The characteristic feature of this example resides in that because the impurity ion is added by utilizing the principal of channeling, damage on the surface of the silicon substrate is extremely small, and the punch through stopper can be formed with the desired depth and the steep concentration profile owing to the small amount of impurity that stays in the vicinity of the surface of the silicon substrate. This effect is the same as in Example 1.

#### EXAMPLE 4

An example, where an impurity ion is added from one side of a gate electrode after forming the gate electrode, is described with reference to Figure 8. In Figure 8, numeral 800 denotes a silicon substrate, 801 denotes a region, at which a source region will be formed,

(indicated as source region in the figure), 802 denotes a region, at which a drain region will be formed, (indicated as drain region in the figure), and 803 denotes a gate electrode.

In Example 1, the impurity ion is added from at least two directions of the <110> axis after forming the gate electrode, as shown in Figure 3. On the other hand, the characteristic feature of this example resides in that the addition is conducted from only one direction.

In this example, because the impurity ion is added from the side of the region 801, at which a source region will be formed, a punch through stopper 804 is formed in the shape shown in Figure 8. A channel forming region 805 is substantially separated from the punch through stopper 804, and its crystallinity and impurity concentration before the formation of the punch through stopper can be maintained.

According to the constitution of this example, change of the addition direction on the addition of the impurity ion is not needed, and thus the throughput can be improved. By adding from the source region as in this example, the electric field concentration can be avoided since the punch through stopper 804 and the drain region 802 are not contact with each other.

Furthermore, the punch through stopper 804 in contact with the source region 801 can exhibit an effect in that a hole generated at the junction of the channel forming region 805 and the drain region 802 by impact ionization is withdrawn to the source region. This is effective particularly in the N channel type MOSFET.

## EXAMPLE 5

The invention can be applied to the general fields of IC techniques. Accordingly, it can be applied to all the semiconductor devices (products containing a MOSFET as a part) commercially distributed in the current market. The term "semiconductor device" used herein contains not only a simple device, but also an integrated circuit constituted by plural simple devices, as well as an electronic device (application product) equipped with such an integrated circuit.

For example, it can be applied to a microprocessor integrated on one chip, such as a

RISC processor and an ASIC processor. It can also be applied to all integrated circuits utilizing a semiconductor including a signal processing circuit, such as a D/A converter, and a high frequency circuit for a potable apparatus (e.g., a cellular phone, a personal handy phone system, and a portable computer).

5       An example of a microprocessor is shown in Figure 9. A microprocessor typically comprises a CPU core 11, a RAM 12, a clock controller 13, a cash memory 14, a cash controller 15, a serial interface 16, an I/O port 17, etc.

The microprocessor shown in Figure 9 is a simplified model, and various types of circuit design are conducted for an actual microprocessor.

10       However, in any microprocessor having any function, what functions as the nucleus is an IC (integrated circuit) 18. The IC 18 is a functional circuit comprising an integrated circuit formed on a semiconductor chip 19 protected with ceramics, etc.

The MOSFETs 20 (N channel type) and 21 (P channel type) having the structure according to the invention constitute the integrated circuit formed on the semiconductor chip  
15   19. The basic circuit is constituted with a CMOS circuit as the minimum unit, to suppress the consuming electric power.

The microprocessor shown in this example functions as the nucleus circuit by being installed in various electronic apparatuses. Representative examples of the electronic apparatuses include a personal computer, a portable information terminal apparatus, and other  
20   all home electronic apparatuses. A computer for controlling vehicles (automobiles and electric trains) is also included.

Furthermore, a semiconductor circuit is constituted with a MOSFET utilizing the invention, and an electro-optical apparatus, such as a liquid crystal display apparatus and an EL display apparatus, operated by the circuit can be produced. Such an electro-optical  
25   apparatus can be utilized as a display device of a notebook personal computer, a portable information terminal and a projection display. The term "semiconductor apparatus" used herein includes such an electro-optical apparatus and an electronic apparatus equipped with such an electro-optical apparatus as a display device.

By using the invention, the impurity concentration in the channel forming region of the MOSFET employing the punch through stopper structure can be lowered in comparison to the conventional technique. By providing the punch through stopper without giving damages due to ion collision, a channel forming region maintaining an extremely high crystallinity can be obtained.

As a result, the short channel effect is suppressed, and at the same time, the lowering of the on current and the mobility due to the impurity scattering can be prevented. Thus, a MOSFET having both high reliability and high performance can be realized.

By constituting a circuit with a combination of the MOSFETs according to the invention, a semiconductor apparatus having extremely excellent operation characteristics can be realized. Therefore, the MOSFET utilizing the invention can be a substitute of all the semiconductors commercially distributed in the current market, and all the semiconductor devices can have high performance and high reliability.

WHAT IS CLAIMED IS:

1. A semiconductor device comprising a plurality of MOSFETs formed in a single semiconductor substrate,

each of the plurality of MOSFETs comprising:

5                   a source region;  
                  a drain region;  
                  a channel forming region formed between the source region and the drain region;

                  an impurity region being added with an impurity having an opposite  
10   conductive type to said source region and said drain region and being formed under said channel forming region, and

                  wherein a concentration of the impurity in the channel forming region is from 1/100 to 1/10 of that in said impurity region.

2. A device according to claim 1, wherein the concentration of the impurity in the  
15   impurity region is in a range of  $1 \times 10^{18}$  to  $1 \times 10^{19}$  atoms/cm<sup>3</sup>.

3. A device according to claim 1,  
                  wherein the concentration of the impurity in the impurity region is in a range of  $1 \times 10^{18}$  to  $1 \times 10^{19}$  atoms/cm<sup>3</sup>, and

                  wherein the impurity region is substantially not contact with the source region and  
20   the drain region.

4. A device according to claim 1, wherein the concentration of the impurity in the channel forming region is in a range of  $1 \times 10^{16}$  to  $1 \times 10^{17}$  atoms/cm<sup>3</sup>.

5. A method for producing a semiconductor device, said method comprising the steps

of:

preparing a single crystal semiconductor substrate;

introducing an impurity from a direction of the  $\langle 110 \rangle$  axis with respect to said single crystal semiconductor substrate, said impurity comprising one selected from the 13

5 group or the 15 group,

forming an impurity region in the single crystal semiconductor substrate with a depth of from 20 to 150 nm by introducing the impurity, '

wherein a concentration of the impurity in the single crystal semiconductor substrate within 10 nm from a surface thereof is from 1/100 to 1/10 of that in the impurity

10 region.

6. A method for producing a semiconductor device comprising the steps of:

forming a gate insulating film and a gate electrode over a single crystal semiconductor substrate,

15 introducing an impurity selected from the 13 group or the 15 group from a direction of the  $\langle 110 \rangle$  axis with respect to the single crystal semiconductor substrate, and

forming an impurity region in the single crystal semiconductor substrate with a depth of from 20 to 150 nm by introducing the impurity,

wherein a concentration of the impurity in the single crystal semiconductor substrate within 10 nm from a surface thereof is from 1/100 to 1/10 of that in said impurity

20 region.

7. A method according to claim 6, wherein the step of forming said impurity region is carried out from two directions perpendicular to a longitudinal direction of said gate electrode.

8. A method according to claim 5, wherein the concentration of the impurity in the  
25 impurity region is in a range of  $1 \times 10^{18}$  to  $1 \times 10^{19}$  atoms/cm<sup>3</sup>.

9. A method according to claim 5, wherein the concentration of the impurity in the single crystal semiconductor substrate within 10 nm from a surface thereof is in a range of  $1 \times 10^{16}$  to  $1 \times 10^{17}$  atoms/cm<sup>3</sup>.

10. A method according to claim 5, wherein the step of introducing the impurity is carried out to an exposed surface of the single crystal semiconductor substrate.

11. A method according to claim 6, wherein the concentration of the impurity in the impurity region is in a range of  $1 \times 10^{18}$  to  $1 \times 10^{19}$  atoms/cm<sup>3</sup>.

12. A method according to claim 6, wherein the concentration of the impurity in the single crystal semiconductor substrate within 10 nm from a surface thereof is in a range of  $1 \times 10^{16}$  to  $1 \times 10^{17}$  atoms/cm<sup>3</sup>.

13. A method according to claim 6, wherein the step of introducing the impurity is carried out to an exposed surface of the single crystal semiconductor substrate.

14. A device according to claim 1, wherein each of the plurality of MOSFET further comprises a pair of LDD regions, wherein one of the pair of LDD regions is formed between the source region and the channel forming region while the other of the pair of LDD regions is formed between the channel forming region and the drain region.

15. A device according to claim 1, wherein said semiconductor device is an integrated circuit (IC).

16. A method according to claim 5, wherein said semiconductor device is an integrated circuit (IC).



17. A method according to claim 6, wherein said semiconductor device is an integrated circuit (IC).

18. A device according to claim 1, wherein said semiconductor device is a microprocessor.

5 19. A method according to claim 5, wherein said semiconductor device is a microprocessor.

20. A method according to claim 6, wherein said semiconductor device is a microprocessor.

21. A device according to claim 18, wherein said microprocessor is at least one selected  
10 from the group consisting of a RISC processor and an ASIC processor.

22. A method according to claim 19, wherein said microprocessor is at least one selected from the group consisting of a RISC processor and an ASIC processor.

23. A method according to claim 20, wherein said microprocessor is at least one selected from the group consisting of a RISC processor and an ASIC processor.

15 24. A device according to claim 1, wherein said semiconductor device is at least one selected from the group consisting of a cellular phone, a personal handy phone system, and a portable computer.

25. A method according to claim 5, wherein said semiconductor device is at least one selected from the group consisting of a cellular phone, a personal handy phone system, and  
20 a portable computer.

26. A method according to claim 6, wherein said semiconductor device is at least one selected from the group consisting of a cellular phone, a personal handy phone system, and a portable computer.

## ABSTRACT OF THE DISCLOSURE

To provide a semiconductor device that can effectively suppress the short channel effect without deterioration of carrier migration. An impurity ion is added from a direction of the  $\langle 110 \rangle$  axis with respect to a silicon substrate on forming a punch through stopper under the gate electrode. In this invention, because the addition of the impurity is conducted by utilizing the principal of channeling, the impurity can be added with small amount of scattering suppressing damages on the surface of the silicon substrate. A channel forming region having an extremely small impurity concentration and substantially no crystallinity disorder.




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 2

PRIOR ART




FIG. 3

FIG. 4A




FIG. 4B





FIG. 4C






FIG. 5A




FIG. 5B




FIG. 5C




FIG. 6A




FIG. 6B




FIG. 6C



IMPURITY ADDING DIRECTION  $\langle 110 \rangle$




FIG. 7

IMPURITY ADDING  
DIRECTION  
 $\langle 110 \rangle$




FIG. 8




FIG. 9

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of: )  
)  
Akiharu MIYANAGA et al )  
)  
Serial No.: Not Assigned )  
)  
Filed: Herewith )  
)  
For: SEMICONDUCTOR DEVICE AND PROCESS )  
FOR PRODUCING THE SAME )


To:  
Assistant Commissioner for Patents  
Washington D.C. 20231

APPOINTMENT OF ASSOCIATE ATTORNEYS

Sir:  
Please recognize the following as my associate attorneys in  
the above captioned application:

Granger Cook, Jr.	Reg. No. 18,283
Gary W. McFarron	Reg. No. 27,357
Stephen B. Heller	Reg. No. 30,181
Andrew G. Kolomayets	Reg. No. 33,723
Mark J. Murphy	Reg. No. 34,225
John R. Lagowski	Reg. No. 41,922

Respectfully submitted,



Edward D. Manzo  
Attorney of Record  
Registration No. 28,139

COOK, McFARRON & MANZO  
200 West Adams Street  
Suite 2850  
Chicago, Illinois 60606  
(312) 236-8500

"Express Mail" Mailing Label No. EL274300762  
Date of Deposit February 2, 1999

I hereby certify that this paper or fee is being  
deposited with the United States Postal Service  
"Express Mail Post Office to Addressee" service  
under 37 CFR 1.10 on the date indicated above  
and is addressed to the Assistant Commissioner  
for Patents, Washington, D.C. 20231.

Name Cristine M. Noll  
(typed or printed)

Signature Cristine m. noll

662020"56974260